HTML datasheet архив (поиск документации на электронные компоненты) Поиск даташита (1.687.043 компонентов)
Где искать

Datasheet: DS1013-75 (Dallas Semiconductor)

3-in-1 Silicon Delay Line

 

Скачать: PDF   ZIP
Dallas Semiconductor
1 of 6
111799
FEATURES
All-silicon time delay
3 independent buffered delays
Delay tolerance 2ns for -10 through 60
Stable and precise over temperature and
voltage range
Leading and trailing edge accuracy
Economical
Auto-insertable, low profile
Standard 14-pin DIP, 8-pin DIP, or 16-pin
SOIC
Low-power CMOS
TTL/CMOS-compatible
Vapor phase, IR and wave solderable
Custom delays available
Quick turn prototypes
Extended temperature ranges available
PIN ASSIGNMENT
PIN DESCRIPTION
IN 1, IN 2, IN 3
- Inputs
OUT 1, OUT 2, OUT 3 - Outputs
GND
- Ground
V
CC
- +5 Volts
NC
- No Connection
DESCRIPTION
The DS1013 series of delay lines has three independent logic buffered delays in a single package. The
devices are offered in a standard 14-pin DIP which is pin-compatible with hybrid delay lines. Alternative
8-pin DIP and surface mount packages are available which save PC board area. Since the DS1013
products are an all silicon solution, better economy is achieved when compared to older methods using
hybrid techniques. The DS1013 series delay lines provide a nominal accuracy of
2ns for delay times
ranging from 10 ns to 60 ns, increasing to 5% for delays of 150 ns and longer. The DS1013 delay line
reproduces the input logic state at the output after a fixed delay as specified by the dash number extension
of the part number. The DS1013 is designed to reproduce both leading and trailing edges with equal
precision. Each output is capable of driving up to 10 74LS loads. Dallas Semiconductor can customize
standard products to meet special needs. For special requests and rapid delivery, call (972) 3714348.
DS1013
3-in-1 Silicon Delay Line
www.dalsemi.com
IN 1
IN 2
IN 3
GND
V
CC
OUT 1
OUT 2
OUT 3
1
2
3
4
6
5
8
7
DS1013M 8-pin DIP (300-mil)
See Mech. Drawings Section
DS1013S 16-pin SOIC
(300-mil)
See Mech. Drawings Section
IN 1
NC
NC
IN 2
IN 3
NC
GND
NC
NC
NC
OUT 3
OUT 2
OUT 1
V
CC
NC
NC
1
2
3
4
5
6
7
16
15
14
13
12
8
9
10
11
IN 1
NC
IN 2
NC
NC
IN 3
GND
NC
NC
NC
OUT 3
OUT 2
OUT 1
V
CC
1
2
3
4
5
6
7
14
13
12
11
10
8
DS1013 14-pin DIP (300-mil)
See Mech. Drawings Section
9
DS1013
2 of 6
LOGIC DIAGRAM Figure 1
PART NUMBER DELAY TABLE (t
PHL
, t
PLH
) Table 1
PART NO.
DELAY PER OUTPUT (ns)
DS1013-10
10/10/10
DS1013-12
12/12/12
DS1013-15
15/15/15
DS1013-20
20/20/20
DS1013-25
25/25/25
DS1013-30
30/30/30
DS1013-35
35/35/35
DS1013-40
40/40/40
DS1013-45
45/45/45
DS1013-50
50/50/50
DS1013-60
60/60/60
DS1013-70*
70/70/70
DS1013-75*
75/75/75
DS1013-80*
80/80/80
DS1013-100*
100/100/100
DS1013-150**
150/150/150
DS1013-200**
200/200/200
Custom delays available
* 3% tolerance
** 5% tolerance
DS1013
3 of 6
TIMING DIAGRAM: SILICON DELAY LINE Figure 2
TEST CIRCUIT Figure 3
DS1013
4 of 6
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground
-1.0V to +7.0V
Operating Temperature
0
C to 70
C
Storage Temperature
-55
C to +125
C
Soldering Temperature
260
C for 10 seconds
Short Circuit Output Current
50 mA for 1 second
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS
(0C to 70C; V
CC
= 5.0V 5%)
PARAMETER
SYM
TEST
CONDITION
MIN
TYP
MAX
UNITS
NOTES
Supply Voltage
V
CC
4.75
5.00
5.25
V
1
High Level Input
Voltage
V
IH
2.2
V
CC
+ 0.5
Low Level Input
Voltage
V
IL
-0.5
0.8
V
1
Input Leakage
Current
I
I
0.0V
V
I
V
CC
-1.0
1.0
A
Active Current
I
CC
V
CC
=Max;
Period=Min.
40
70
mA
2
High Level Output
Current
I
OH
V
CC
=Min.
V
OH
=4.0V
-1.0
mA
Low Level Output
Current
I
OL
V
CC
=Min.
V
OL
=0.5V
12.0
mA
AC ELECTRICAL CHARACTERISTICS
(T
A
= 25C; V
CC
= 5V 5%)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Input Pulse Width
t
WI
100% of t
PLH
ns
Input to Output Delay
(leading edge)
t
PLH
Table 1
ns
3, 4, 5, 6
Input to Output Delay
(trailing edge)
t
PHL
Table 1
ns
3, 4, 5, 6
Power-up Time
t
PU
100
ms
Period
3 (t
WI
)
ns
7
CAPACITANCE
(T
A
= 25C)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Input Capacitance
C
IN
5
10
pF
DS1013
5 of 6
NOTES:
1.
All voltages are referenced to ground.
2.
Measured with outputs open.
3.
V
CC
= 5V @ 25C. Delays accurate on both rising and falling edges within 2 ns for -10 to -60, 3%
for -70 to 100 and 5% for -150 and longer delays.
4.
See "Test Conditions" section.
5.
The combination of temperature variations from 25C to 0C or 25C to 70C and voltage variations
from 5.0V to 4.75V or 5.0V to 5.25V may produce an additional delay shift of 1.5 ns or 3%,
whichever is greater.
6.
All output delays tend to vary unidirectionally over temperature or voltage ranges (i.e., if OUT 1
slows down, all other outputs also slow down).
7.
Period specifications may be exceeded; however, accuracy will be application-sensitive (decoupling,
layout, etc.).
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
t
WI
(Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the
1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the leading
edge.
t
RISE
(Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
t
FALL
(Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the
input pulse.
t
PLH
(Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input
pulse and the 1.5V point on the leading edge of any tap output pulse.
t
PHL
(Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input
pulse and the 1.5V point on the trailing edge of any tap output pulse.
© 2019 • ChipFind
Контакты
Главная страница